participate/lead asic digital verification for cpu/soc projects;
create verification plans with designers;
develop dv architecture and verification environment;
verification execution and sign-off;
因篇幅问题不能全部显示，请点此查看更多更全内容